sBubshait/ARMv8
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Commit Graph

  • 269a150926 Fix types, signatures, and arguments. sBubshait 2024-06-12 00:49:25 +0100
  • 17d31a74e3 Add a working Makefile for testing purposes sBubshait 2024-06-11 23:49:40 +0100
  • 850f3cf4f7 Add overall assemble structure sBubshait 2024-06-11 23:46:40 +0100
  • 999f36facd Fix bugs to make code compile. Code now compiles sBubshait 2024-06-11 23:19:04 +0100
  • 31c1ae90f7 Attempt to make code compile, fix syntax errors sBubshait 2024-06-11 23:13:23 +0100
  • efaed431d0 Added all instruction in subfolder a64instruction sBubshait 2024-06-11 23:02:26 +0100
  • c4e3493fdc Split utils into machine_util and binary_util modules sBubshait 2024-06-11 22:40:36 +0100
  • 62ff6e9e02 fix syntax errors in fileio.c EDiasAlberto 2024-06-11 21:23:26 +0100
  • 647f47e39d rewrite fileio to load file into memory EDiasAlberto 2024-06-11 21:16:47 +0100
  • 173bdf08ec fix incorrect fileio.c EDiasAlberto 2024-06-11 20:23:00 +0100
  • 6153db7737 fix compile issues git add . :) EDiasAlberto 2024-06-11 17:35:23 +0100
  • 92719b6b33 comments for clarity in parser EDiasAlberto 2024-06-09 23:10:39 +0100
  • d0be871e8f generate offset operand for load literal with immediate value EDiasAlberto 2024-06-09 23:07:45 +0100
  • 44bb327b7d begin formulating parser pipeline EDiasAlberto 2024-06-09 22:54:27 +0100
  • 4098ea5a5f calculate offsets for different store instructions EDiasAlberto 2024-06-09 22:43:37 +0100
  • 04dda33987 calculate base register from input EDiasAlberto 2024-06-09 22:21:30 +0100
  • a42576b4ed Restructing, keeping all emulator modules in emulator directory sBubshait 2024-06-07 18:08:33 +0100
  • 46da019131 Remove No longer used files sBubshait 2024-06-07 17:54:09 +0100
  • 2e5ecb175f Merge branch 'emulator' into emulator-s sBubshait 2024-06-07 17:52:29 +0100
  • 34dd5706a5 Merge branch 'assembler-e' into 'assembler' Dias Alberto, Ethan 2024-06-06 16:55:21 +0000
  • 34060c3fad fix hierarchy of struct access in parser EDiasAlberto 2024-06-06 17:54:35 +0100
  • 1fa33798bf rewrite DP classification logic EDiasAlberto 2024-06-06 17:38:54 +0100
  • f57e0a786f rename assembler funcs for clarity EDiasAlberto 2024-06-06 17:14:56 +0100
  • 5190f2489c Merge branch 'assembler-e' into 'assembler' Dias Alberto, Ethan 2024-06-06 16:11:03 +0000
  • 225ade7770 fix use of cpp syntax EDiasAlberto 2024-06-06 17:10:18 +0100
  • adadbbb616 Merge branch 'assembler-e' into 'assembler' Dias Alberto, Ethan 2024-06-06 16:04:28 +0000
  • 9c6a459b23 Merge branch 'assembler' into 'assembler-e' Dias Alberto, Ethan 2024-06-06 16:03:18 +0000
  • c616b6d70e Merge branch 'Assembler-G' into 'assembler' Niedringhaus, George 2024-06-06 15:43:03 +0000
  • da50ee27a1 added label, branch, halt, directive to switch statement GDBWNV 2024-06-06 16:40:24 +0100
  • 8893b62a18 Add storeMemory utility function and used it to fix a prev bug sBubshait 2024-06-06 16:38:01 +0100
  • b16fe2bee3 Fixed Bug: Struct Undefined Behaviour Due to Unguarded Access sBubshait 2024-06-06 16:34:38 +0100
  • 4689aba219 Fix Bug: Fixed Post Indexed SDT to save AFTER the transfer sBubshait 2024-06-06 16:31:59 +0100
  • efca820fbf Fix Bug: Sign Extend SDT instrs instead of unsigned sBubshait 2024-06-06 16:29:50 +0100
  • 059a3e747c Paranthesis for ROR instruction for readability sBubshait 2024-06-06 16:25:17 +0100
  • 5413d27026 adjust operand counts for calculating address format EDiasAlberto 2024-06-06 14:46:56 +0100
  • f1ac860d6a rewrite address format calculation as { is not in the actual asm syntax EDiasAlberto 2024-06-06 14:46:16 +0100
  • 70e02768b6 fix struct access EDiasAlberto 2024-06-06 14:30:13 +0100
  • 872d4224f8 classify register type and base register for load/store EDiasAlberto 2024-06-06 14:28:32 +0100
  • 1011d7be71 classify load store addressing type EDiasAlberto 2024-06-06 14:14:10 +0100
  • 16efa0b3c8 Replaced type used in execute to be platform independent Themis Demetriades 2024-06-06 13:53:28 +0100
  • 77cea8730a Fix getMSB function to only return 0 or 1 Themis Demetriades 2024-06-06 13:47:01 +0100
  • 1440ebd702 single data transfer & load literal GDBWNV 2024-06-06 13:34:14 +0100
  • c2844ce0ec Fix V amd C flags for DPI subs instruction Themis Demetriades 2024-06-06 13:30:47 +0100
  • b93ab76b82 generate branch struct from operands (INCOMPLETE) EDiasAlberto 2024-06-06 13:22:54 +0100
  • 460b19aaf4 Fix ROR shift logic Themis Demetriades 2024-06-06 13:19:36 +0100
  • 6177b2f748 assemble branch instructions EDiasAlberto 2024-06-06 13:01:26 +0100
  • 09956c7b2e data processing register GDBWNV 2024-06-06 13:00:27 +0100
  • ce34f27fbd data processing immediate GDBWNV 2024-06-06 12:33:09 +0100
  • b362f46d58 Merge remote-tracking branch 'origin/emulator' into Assembler-G GDBWNV 2024-06-06 10:11:57 +0100
  • d73111515e Fix Overflow handling in Subtraction DP Register, w/ T sBubshait 2024-06-06 00:47:06 +0100
  • 95c74964b3 Fix movk to not overwrite entire register for large scalars w/ S Themis Demetriades 2024-06-06 00:35:48 +0100
  • 7b1e6314a7 Fix Subs handling of carry PSTATE condition code, w/ T sBubshait 2024-06-05 23:58:56 +0100
  • 40c5fac9f6 Fixed bug with movk overwriting wrong bits w/ S Themis Demetriades 2024-06-05 23:43:36 +0100
  • a3dd809437 Update execute, implemented the store instrs, w/ T sBubshait 2024-06-05 23:30:20 +0100
  • 75a8d79bb4 Changed order of operations for DPR logic instructions w/ S Themis Demetriades 2024-06-05 23:19:53 +0100
  • dd472117aa Add negation for second operand in DPR instructions w/ S Themis Demetriades 2024-06-05 22:50:04 +0100
  • cc62168d43 Remove debugging code w/ S Themis Demetriades 2024-06-05 22:23:51 +0100
  • 294b03ddde Added ability to write to zero register (discard) w/ S Themis Demetriades 2024-06-05 22:21:32 +0100
  • 14fbb7e4fc Fix Bug: Struct was not being changed because it wasn't a ptr, w/ T sBubshait 2024-06-05 21:31:41 +0100
  • 5bb7d86156 Fix syntax, add new line in end of file and # before include, w/ T sBubshait 2024-06-05 21:30:41 +0100
  • b3ccee44bb Change enum values in DP Register to match the spec, w/ T sBubshait 2024-06-05 21:23:52 +0100
  • 262fd6219d conditional definition of parser constants EDiasAlberto 2024-06-05 21:10:31 +0100
  • bb0f939539 construct instr IR from label EDiasAlberto 2024-06-05 21:07:28 +0100
  • 8931c151f8 removed duped if statement EDiasAlberto 2024-06-05 21:02:25 +0100
  • f28d3b4047 removed alias function temporarily EDiasAlberto 2024-06-05 21:01:39 +0100
  • 120b492a48 Added structs to represent labels and directives for assembler Themis Demetriades 2024-06-05 20:54:22 +0100
  • 48efdf8284 classify directprocessing instruction type EDiasAlberto 2024-06-05 20:53:56 +0100
  • 379dedc6ce Add execution of Multiply DP Register Instructions, w/ T sBubshait 2024-06-05 20:25:47 +0100
  • 9ea494acfc Fix branch enum numbering to match the spec, w/ T sBubshait 2024-06-05 20:14:12 +0100
  • 024044afc7 Add decode and execute structure for DPI instructions w/ S Themis Demetriades 2024-06-05 20:11:56 +0100
  • 3439f2ed98 Merge branch 'assembler-e' into 'assembler' Dias Alberto, Ethan 2024-06-05 19:01:50 +0000
  • 4df768f327 Merge branch 'assembler' into 'assembler-e' Dias Alberto, Ethan 2024-06-05 19:01:15 +0000
  • 8b0bb1888b Changed constant name for 64 bit register type w/ S Themis Demetriades 2024-06-05 20:00:25 +0100
  • 1d1089634f add halt command handling EDiasAlberto 2024-06-04 04:24:56 +0100
  • 129bdf3954 classify opcode load/store EDiasAlberto 2024-06-05 19:52:50 +0100
  • 4e21ac3220 Merge branch 'Assembler-G' into 'assembler' Niedringhaus, George 2024-06-05 18:42:57 +0000
  • 07ff159c9b Merge remote-tracking branch 'origin/assembler' into Assembler-G GDBWNV 2024-06-05 19:26:02 +0100
  • 93031e82e0 Complete decode for DPR instructions and complete their IR Themis Demetriades 2024-06-05 16:38:13 +0100
  • ff25680455 Update names of decode SDT constants to follow style Themis Demetriades 2024-06-05 14:00:49 +0100
  • 2402e3d268 Update DPR type instruction IR operand field name Themis Demetriades 2024-06-04 15:41:58 +0100
  • bb6fa95ade Add DPR type instruction data to IR of a64 instructions Themis Demetriades 2024-06-04 15:09:53 +0100
  • 0f04ac9e22 rename fileaccess EDiasAlberto 2024-06-04 14:53:30 +0100
  • 67a9c39832 Symbol basic functionality. GDBWNV 2024-06-04 14:02:09 +0100
  • d6b551c190 Fix function that updates N and Z flags of processor w/ S Themis Demetriades 2024-06-04 13:24:31 +0100
  • a8a1fd52a9 add to twopassassembly skeleton EDiasAlberto 2024-06-04 04:31:46 +0100
  • ce0f825e1d add halt command handling EDiasAlberto 2024-06-04 04:24:56 +0100
  • 13e2cc8c9d classify branch type from opcode EDiasAlberto 2024-06-04 03:35:06 +0100
  • bb3218b535 add detail to assembly skeleton EDiasAlberto 2024-06-04 03:07:00 +0100
  • 422b0f3e62 start classifying opcodes and writing skeleton for twopass assembly EDiasAlberto 2024-06-04 01:30:17 +0100
  • cadac4e1bb rename parser funcs for clarity EDiasAlberto 2024-06-03 23:09:40 +0100
  • 036e163fe8 classify asm line type, tokenise operands EDiasAlberto 2024-06-03 23:07:31 +0100
  • c6574b72f8 Fix Bug In Unsigned Offset SDT, multiply correctly, w/ T sBubshait 2024-06-03 22:40:31 +0100
  • efc8c087f9 Fixed bug with size of immediate values for emulator w/ S Themis Demetriades 2024-06-03 22:37:58 +0100
  • be6b0cf429 Fix Bug in Print.c to print Hex instead of decimal, w/ T sBubshait 2024-06-03 22:33:40 +0100
  • d290201004 Fix print bug, fix portability issue, w/ T sBubshait 2024-06-03 22:30:07 +0100
  • d9562521ca Fix print format bug, it used to only print lower 32 bits, w/ T sBubshait 2024-06-03 22:13:46 +0100
  • ba1b614fc1 comment code for understanding EDiasAlberto 2024-06-03 22:02:41 +0100
  • 900091f798 Fix getBits Bug when wanted bit is last bit, w/ T sBubshait 2024-06-03 21:47:14 +0100
  • 43dd6be707 add a64instruction structs from emulator EDiasAlberto 2024-06-03 21:46:22 +0100
  • d69d3f0d88 Requested upload to ensure no repeated code GDBWNV 2024-06-03 21:38:58 +0100