sBubshait
|
53ab6a2bf6
|
Update fileio, add countLine, rewrite read and write file funcs
|
2024-06-12 00:50:00 +01:00 |
|
sBubshait
|
269a150926
|
Fix types, signatures, and arguments.
|
2024-06-12 00:49:25 +01:00 |
|
sBubshait
|
17d31a74e3
|
Add a working Makefile for testing purposes
|
2024-06-11 23:49:40 +01:00 |
|
sBubshait
|
850f3cf4f7
|
Add overall assemble structure
|
2024-06-11 23:46:40 +01:00 |
|
sBubshait
|
999f36facd
|
Fix bugs to make code compile. Code now compiles
|
2024-06-11 23:19:04 +01:00 |
|
sBubshait
|
31c1ae90f7
|
Attempt to make code compile, fix syntax errors
|
2024-06-11 23:13:23 +01:00 |
|
sBubshait
|
efaed431d0
|
Added all instruction in subfolder a64instruction
|
2024-06-11 23:02:26 +01:00 |
|
EDiasAlberto
|
62ff6e9e02
|
fix syntax errors in fileio.c
|
2024-06-11 21:23:26 +01:00 |
|
EDiasAlberto
|
647f47e39d
|
rewrite fileio to load file into memory
|
2024-06-11 21:16:47 +01:00 |
|
EDiasAlberto
|
173bdf08ec
|
fix incorrect fileio.c
|
2024-06-11 20:23:00 +01:00 |
|
EDiasAlberto
|
6153db7737
|
fix compile issues git add . :)
|
2024-06-11 17:35:23 +01:00 |
|
EDiasAlberto
|
92719b6b33
|
comments for clarity in parser
|
2024-06-09 23:10:39 +01:00 |
|
EDiasAlberto
|
d0be871e8f
|
generate offset operand for load literal with immediate value
|
2024-06-09 23:07:45 +01:00 |
|
EDiasAlberto
|
44bb327b7d
|
begin formulating parser pipeline
|
2024-06-09 22:54:27 +01:00 |
|
EDiasAlberto
|
4098ea5a5f
|
calculate offsets for different store instructions
|
2024-06-09 22:43:37 +01:00 |
|
EDiasAlberto
|
04dda33987
|
calculate base register from input
|
2024-06-09 22:21:30 +01:00 |
|
EDiasAlberto
|
34060c3fad
|
fix hierarchy of struct access in parser
|
2024-06-06 17:54:35 +01:00 |
|
EDiasAlberto
|
1fa33798bf
|
rewrite DP classification logic
|
2024-06-06 17:38:54 +01:00 |
|
EDiasAlberto
|
f57e0a786f
|
rename assembler funcs for clarity
|
2024-06-06 17:14:56 +01:00 |
|
EDiasAlberto
|
225ade7770
|
fix use of cpp syntax
|
2024-06-06 17:10:18 +01:00 |
|
Dias Alberto, Ethan
|
9c6a459b23
|
Merge branch 'assembler' into 'assembler-e'
# Conflicts:
# src/twopassassembly.c
|
2024-06-06 16:03:18 +00:00 |
|
Niedringhaus, George
|
c616b6d70e
|
Merge branch 'Assembler-G' into 'assembler'
Assembler g
See merge request lab2324_summer/armv8_43!3
|
2024-06-06 15:43:03 +00:00 |
|
GDBWNV
|
da50ee27a1
|
added label, branch, halt, directive to switch statement
|
2024-06-06 16:40:24 +01:00 |
|
EDiasAlberto
|
5413d27026
|
adjust operand counts for calculating address format
|
2024-06-06 14:46:56 +01:00 |
|
EDiasAlberto
|
f1ac860d6a
|
rewrite address format calculation
as { is not in the actual asm syntax
|
2024-06-06 14:46:16 +01:00 |
|
EDiasAlberto
|
70e02768b6
|
fix struct access
|
2024-06-06 14:30:13 +01:00 |
|
EDiasAlberto
|
872d4224f8
|
classify register type and base register for load/store
|
2024-06-06 14:28:32 +01:00 |
|
EDiasAlberto
|
1011d7be71
|
classify load store addressing type
|
2024-06-06 14:14:10 +01:00 |
|
GDBWNV
|
1440ebd702
|
single data transfer & load literal
|
2024-06-06 13:34:14 +01:00 |
|
EDiasAlberto
|
b93ab76b82
|
generate branch struct from operands (INCOMPLETE)
|
2024-06-06 13:22:54 +01:00 |
|
EDiasAlberto
|
6177b2f748
|
assemble branch instructions
|
2024-06-06 13:01:26 +01:00 |
|
GDBWNV
|
09956c7b2e
|
data processing register
|
2024-06-06 13:00:27 +01:00 |
|
GDBWNV
|
ce34f27fbd
|
data processing immediate
|
2024-06-06 12:33:09 +01:00 |
|
GDBWNV
|
b362f46d58
|
Merge remote-tracking branch 'origin/emulator' into Assembler-G
|
2024-06-06 10:11:57 +01:00 |
|
sBubshait
|
d73111515e
|
Fix Overflow handling in Subtraction DP Register, w/ T
|
2024-06-06 00:47:06 +01:00 |
|
Themis Demetriades
|
95c74964b3
|
Fix movk to not overwrite entire register for large scalars w/ S
|
2024-06-06 00:35:48 +01:00 |
|
sBubshait
|
7b1e6314a7
|
Fix Subs handling of carry PSTATE condition code, w/ T
|
2024-06-05 23:58:56 +01:00 |
|
Themis Demetriades
|
40c5fac9f6
|
Fixed bug with movk overwriting wrong bits w/ S
|
2024-06-05 23:43:36 +01:00 |
|
sBubshait
|
a3dd809437
|
Update execute, implemented the store instrs, w/ T
|
2024-06-05 23:30:20 +01:00 |
|
Themis Demetriades
|
75a8d79bb4
|
Changed order of operations for DPR logic instructions w/ S
|
2024-06-05 23:19:53 +01:00 |
|
Themis Demetriades
|
dd472117aa
|
Add negation for second operand in DPR instructions w/ S
|
2024-06-05 22:50:04 +01:00 |
|
Themis Demetriades
|
cc62168d43
|
Remove debugging code w/ S
|
2024-06-05 22:23:51 +01:00 |
|
Themis Demetriades
|
294b03ddde
|
Added ability to write to zero register (discard) w/ S
|
2024-06-05 22:21:32 +01:00 |
|
sBubshait
|
14fbb7e4fc
|
Fix Bug: Struct was not being changed because it wasn't a ptr, w/ T
|
2024-06-05 21:31:41 +01:00 |
|
sBubshait
|
5bb7d86156
|
Fix syntax, add new line in end of file and # before include, w/ T
|
2024-06-05 21:30:41 +01:00 |
|
sBubshait
|
b3ccee44bb
|
Change enum values in DP Register to match the spec, w/ T
|
2024-06-05 21:23:52 +01:00 |
|
EDiasAlberto
|
262fd6219d
|
conditional definition of parser constants
|
2024-06-05 21:10:31 +01:00 |
|
EDiasAlberto
|
bb0f939539
|
construct instr IR from label
|
2024-06-05 21:07:28 +01:00 |
|
EDiasAlberto
|
8931c151f8
|
removed duped if statement
|
2024-06-05 21:02:25 +01:00 |
|
EDiasAlberto
|
f28d3b4047
|
removed alias function temporarily
|
2024-06-05 21:01:39 +01:00 |
|